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論 文 内 容 の 要 旨 
 This thesis discusses modeling and design methodology for on-chip interconnection.  Due to steady 
improvement in LSI fabrication technology, designers encounter various problems that have not been critical 
before.  In the nanometer scale and Giga-hertz speed era, coping with interconnect delay variation and 
modeling of inductance effects come to crucial matters for successful VLSI design. 
 A first step to handle interconnect variation is to estimate manufactured interconnect cross-sectional 
dimension, because resistance R, capacitance C and their variations are computed by physical dimension 
parameters.  Furthermore, intrinsic capacitance extraction errors also contribute to a part of the RC variations 
in the actual design flow.  As for the inductance effects, improving modeling accuracy has been a primary topic 
and correlation between measurement and simulation is discussed.  In System-on-a-Chip, on the other hand, it 
is important to build efficient modeling for the inductance effects, since many wire segments are integrated. 
 In this research, interconnect modeling and design methods with respect to the delay variation and the 
inductance effect are proposed.  
 First, a methodology to estimate the interconnect cross-sectional parameters of copper wiring is proposed.  
The most common way to measure the interconnect cross-sectional dimension observes a cut wafer using a 
microscope.  However, the measured values are affected by local random variation.  The proposed method 
estimates the cross-sectional parameters using measured interconnect capacitances and resistances, which are 
separated from the local variations by averaging any number of samples. 
 Also, validness of statistical treatment of intrinsic errors in parasitic capacitance extraction is discussed.  
Commonly, interconnect parasitic capacitance extraction for timing and crosstalk noise analysis employs a 
pattern-matching method, which fits characterized primitive portions to the actual layout pattern.  Though a 
precise electromagnetic field solver is used to the primitive characterization, intrinsic errors due to differences in 
boundary conditions still remain.  This thesis demonstrates that the resulting delay and noise estimating errors 
follow a normal distribution, which can be treated in a statistical manner.  
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 Next, the on-chip inductance effects are discussed.  This work proposes a simple yet efficient Si-substrate 
modeling for interconnect resistance and inductance extraction.  As the operating frequency becomes high, 
on-chip inductance and resistance show large frequency dependence due to skin and proximity effects.  
Especially, the proximity effect associated with Si-substrate is significant when the substrate is close to signal 
wires.  This work examines trade-off between accuracy and computational cost, and proposes a simple model 
with acceptable accuracy. 
 In addition, since most of the interconnect wires do not need to consider the on-chip inductance, this thesis also 
discusses a statistical method to select nets in which parasitic inductance should be considered.  Screening rules 
have been studied to specify inductance dominant conditions using the electrical parameters including 
interconnect RLC.  However, from the viewpoint of compatibility with VLSI physical design, it is desirable to 
have a screening rule which directly points out the inductance dominated layout patterns. 
 Therefore, the proposed method constructs a screening rule for a given design using physical dimensions as the 
parameters.  As a design methodology which uses the obtained precise interconnect models, this thesis proposes 
a method of clock distribution circuit design combining tree and mesh structures.  In the future SoC design, 
consideration of the interconnect process variation and the inductance effects discussed in the prior discussions 
are expected to be necessary for clock distribution design. 
論 文 審 査 の 結 果 の 要 旨 
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羅的なインダクタンス考慮は、配線毎の電流経路決定が必要となるため、現実的には困難である。提案手法は、イン
ダクタンスを考慮しない場合の配線遅延見積もり誤差を駆動ゲートの強さと、配線長、幅等の配線構造パラメータを
用いて予測する。提案手法を 90 nm 級プロセスの配線構造に適用し、有効性を実証している。 
 以上のように、本論文は、微細化および高速化が進む SoC における配線のモデリングと設計メソドロジにおいて多
くの有用な研究成果を挙げており、LSI の物理設計技術の発展に寄与するところが大きい。 
 よって、博士（情報科学）の学位論文として価値のあるものと認める。 
